Home > News > Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors
May 26th, 2004
Ultra-Thin Gate-Insulation Process for Advanced CMOS Transistors
Abstract:
STMicroelectronics today announced that ST, CEA-Leti and AIXTRON have developed an advanced process technology for the creation of ultra-thin transistor-gate-insulation layers for low-power applications at the 65nm and 45nm CMOS transistor technology nodes. The new process significantly reduces transistor leakage current by the deposition of 'high-k' gate-insulation material.
Source:
Businesswire
Bookmark:
| Related News Press |
Chip Technology
Lab to industry: InSe wafer-scale breakthrough for future electronics August 8th, 2025
A 1960s idea inspires NBI researchers to study hitherto inaccessible quantum states June 6th, 2025
Programmable electron-induced color router array May 14th, 2025
Enhancing power factor of p- and n-type single-walled carbon nanotubes April 25th, 2025
 |
||
 |
||
| The latest news from around the world, FREE | ||
 |
||
|
|
||
| Premium Products | ||
 |
||
|
Only the news you want to read!
Learn More |
||
 |
||
|
Full-service, expert consulting
Learn More |
||
|
|
||