Home > Nanotechnology Columns > Kos Galatsis > The Gangsters of Nanoelectronics: Power and Variability
Kos Galatsis Chief Operating Officer FENA and WIN Centers, UCLA |
Abstract:
The semiconductor industry is extremely sophisticated. It is one of the few industries that meticulously maps out their future, identifying and predicting challenges ahead. Most of this foresight is captured in the numerous chapters of the International Roadmap for Semiconductors (ITRS) which is a collective effort of semiconductor experts from around the world. There are numerous challenges that touch upon shortfalls in materials, devices, lithography, interconnects, integration and assembly, among others. Most of these challenges deal with fundamental nanotechnology limits as determined by the laws of thermodynamics and quantum mechanics. The greatest challenge that faces nanoelectronics is the prolific demise of transistor scaling, otherwise known as Moore's Law. The cause of this real fear comes from what I call the gangsters of nanoelectroincs. These are a) power dissipation, which elevates on-chip temperatures degrading chip performance and b) device-level variabilities, that make circuits unreliable and create design difficulties for engineers. There are many technologies cooking to circumvet these challenges, I present a few within this article.
October 5th, 2007
The Gangsters of Nanoelectronics: Power and Variability
With such gangsters plaguing the semiconductor industry's future, two potential paths forward are clear. One path is to continue increasing chip-scale functional throughput by looking at new functional materials at atomic and molecular levels for assembly into new low power devices - possibly with different logic state variables that can better tolerate variabilities. The second distinct approach is to increase chip-scale functionality by exploiting the heterogeneous integration of materials, such as compound semiconductors on silicon, or various other materials such as nanowires, tubes and graphene. Based on these two paths forward, some developments worth keeping under your radar are:
1) Molecular Electronics - As reported in Nature (2006) from both Heath and Stoddart groups, using the cross-bar architecture and engineering molecules to self assembly at crosspoint junctions could be a feasible path forward to chip memory densities greater than 10E11 (currently we are at 10E9). Such memory elements would reduce power consumption and due to the sheer density, would provide the ability for numerous fault tolerant schemes to be implemented.
Cross bar architecture with bi-state molecules self-assembled at crosspoints. Lines are 16nm wide. |
Relationship of delay and energy tradeoffs normalized to CMOS of a CNT based inverter. |
A schematic of the CMOL architecture. |
The transition of MnGe from Ferro to Parra via electric field influence. |
A comparison between PMMA (left) and di-block copolymer technology |
The latest news from around the world, FREE | ||
Premium Products | ||
Only the news you want to read!
Learn More |
||
Full-service, expert consulting
Learn More |
||